



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/820,464	04/08/2004	Graeme Storm	02EDI46652637	7257
27975 7590 04/30/2009 ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A. 1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE P.O. BOX 3791 ORLANDO, FL 32802-3791				
EXAMINER QUIETT, CARRAMAH J				
ART UNIT 2622		PAPER NUMBER		
NOTIFICATION DATE 04/30/2009		DELIVERY MODE ELECTRONIC		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

creganoa@addmg.com

### Office Action Summary

**Application No.**

10/820,464

**Applicant(s)**

STORM ET AL.

**Examiner**

Carramah J. Quiet

**Art Unit**

2622

**Period for Reply** -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 29 March 2009.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 14, 17-23, 27-31 and 34-36 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 14, 17-23, 27-31 and 34-36 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 08 April 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☒ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(c), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(c) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 03/26/2009 has been entered.

### ***Response to Amendment***

2. The amendment(s), filed on 02/26/3009 and 03/26/2009, have been entered and made of record. Claims 14, 17-23, 27-31 and 34-36 are pending.

### ***Response to Arguments***

3. Applicant's arguments with respect to claims 14, 17-23, 27-31 and 34-36 have been considered but are moot in view of the new ground(s) of rejection.

### ***Claim Rejections - 35 USC § 103***

4. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

5. **Claims 14, 21-23, 25-26 and 31** are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris et al. (U.S. Pat. 6,697,112) in view of in view of Takahashi (U.S. Pat. 6,642,500).

For **claim 14**, Morris discloses an image sensor (fig. 3, ref. 140), comprising:  
an array (119) of pixels, each pixel (fig. 4) comprising

a photodiode (152, col. 4, lines 3-29),

a first output circuit (figs. 3, 5, 6, 7, 8) for deriving a linear output signal by applying a reset signal to said photodiode and reading a voltage on said photodiode after an integration time, said first output circuit comprising

a reset switch (fig. 3, refs. 124/129) for applying a reset voltage to said photodiode (col. 4, lines 3-29), said reset switch comprising a reset transistor (fig. 4, ref. 150) including a conducting terminal connected to said photodiode (col. 6, lines 32-51), and

a readout switch (fig. 3, refs. 124/129) for turning on the conducting terminal of said reset transistor after expiration of the integration time (col. 4, line 55 – col. 5, line 25; col. 6, lines 8-51). (col. 4, line 55 – col. 5, line 25; col. 6, lines 32-51),

a second output circuit (figs. 3, 9, 10, 11, 12) for deriving a logarithmic output signal by reading a near instantaneous illumination-dependent voltage on said photodiode that is a logarithmic function of the illumination (col. 5, lines 34-55), said second output circuit comprises:

an amplifier including an output and at least one input (fig. 4, ref. 156/160; col. 4, lines 3-54), and

a log select switch (fig. 4, refs. 150/156) for connecting said amplifier to said photodiode (col. 4, lines 30-54; col. 5, line 35 – col. 6, line 51), and said first and second output circuits sequentially providing the linear and logarithmic output signals (col. 6, lines 8-51);

an output selection circuit (fig. 3, ref. 127) coupled to said array of pixels for selecting between the linear output signal and the logarithmic output signal as an output signal (col. 6, lines 8-51).

However, Morris does not expressly disclose said log select switch comprising a log select transistor including a pair of conducting terminals connected between the output and the at least one input of said amplifier.

In a similar field of endeavor, Takahashi discloses (in fig. 2) an amplifier (2) including an output and at least one input and a log select switch (3) comprising a log select transistor including a pair of conducting terminals connected between the output and the at least one input of said amplifier (col. 2, lines 61-67; col. 3, lines 29-38). In light of the teaching of Takahashi, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the log select switch of Morris with the log select switch as recited in claim 14 in order to provide the option of having a photodiode formed on the same substrate or externally connected (Takahashi col. 3, lines 29-62).

For **claim 21**, Morris discloses an image sensor (fig. 3, ref. 140) comprising:

an array (119) of pixels (118), each pixel (fig. 4) comprising

a photodiode (152, col. 4, lines 3-29),

a first output circuit (figs. 3, 5, 6, 7, 8) connected to said photodiode for generating an output signal to be a linear output signal (col. 4, line 55 – col. 5, line 25; col. 6, lines 32-51), said first output circuit comprising

a reset switch (fig. 3, refs. 124/129) for applying a reset voltage to said photodiode (col. 4, lines 3-29), said reset switch comprising a reset transistor (fig.

4, ref. 150) including a conducting terminal connected to said photodiode (col. 6, lines 32-51), and

a readout switch (fig. 3, refs. 124/129) for turning on the conducting terminal of said reset transistor (col. 4, line 55 – col. 5, line 25; col. 6, lines 8-51). (col. 4, line 55 – col. 5, line 25; col. 6, lines 32-51),

a second output circuit (figs. 3, 9, 10, 11, 12) connected to said photodiode for generating the output signal to be a logarithmic output signal by reading a near instantaneous illumination-dependent voltage on said photodiode that is a logarithmic function of the illumination (col. 5, lines 34-55), ), said second output circuit comprises:

an amplifier including an output and at least one input (fig. 4, ref. 156/160; col. 4, lines 3-54), and

a log select switch (fig. 4, refs. 150/156) for connecting said amplifier to said photodiode (col. 4, lines 30-54; col. 5, line 35 – col. 6, line 51), and said first and second output circuits sequentially providing the linear and logarithmic output signals (col. 6, lines 8-51); and

an output selection circuit (fig. 3, ref. 127) for selecting between the linear output signal and the logarithmic output signal as an output signal (col. 6, lines 8-51).

However, Morris does not expressly disclose said log select switch comprising a log select transistor including a pair of conducting terminals connected between the output and the at least one input of said amplifier.

In a similar field of endeavor, Takahashi discloses (in fig. 2) an amplifier (2) including an output and at least one input and a log select switch (3) comprising a log select transistor

including a pair of conducting terminals connected between the output and the at least one input of said amplifier (col. 2, lines 61-67; col. 3, lines 29-38). In light of the teaching of Takahashi, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the log select switch of Morris with the log select switch as recited in claim 14 in order to provide the option of having a photodiode formed on the same substrate or externally connected (Takahashi col. 3, lines 29-62).

For **claim 22**, Morris, as modified by Takahashi, discloses the image sensor according to claim 21, wherein the linear output signal is selected if the pixel has not saturated during generation of the linear output signal, otherwise, the logarithmic output signal is selected (col. 3, lines 30-46).

For **claim 23**, Morris, as modified by Takahashi, discloses the image sensor according to claim 21, wherein said first output circuit derives the linear output signal by applying a reset signal to said photodiode and reading a voltage on said photodiode after an integration time (col. 6, lines 32-51).

**Claims 25-26** are claims corresponding to the claims 15-16, respectively. Therefore, claims 25-26 are analyzed and rejected as previously discussed with respect to claims 15-16, respectively.

For **claim 31**, Morris teaches a method for operating an image sensor comprising an array of pixels, each pixel comprising a photodiode (col. 4, lines 3-29), the method comprising:

deriving a linear output signal from each pixel (col. 4, line 55 – col. 5, line 25; col. 6, lines 32-51) using a first output circuit comprising a reset switch for applying a reset voltage to said photodiode (col. 4, lines 3-29), said reset switch comprising a reset

transistor including a conducting terminal connected to said photodiode (col. 6, lines 32-51), and a readout switch for turning on the conducting terminal of said reset transistor after expiration of the integration time (col. 4, line 55 – col. 5, line 25; col. 6, lines 8-51). (col. 4, line 55 – col. 5, line 25; col. 6, lines 32-51),

deriving a logarithmic output signal from each pixel using a second output circuit by reading a near instantaneous illumination-dependent voltage on the photodiode that is a logarithmic function of the illumination, said second output circuit comprises an amplifier, and a log select switch for connecting said amplifier to said photodiode (col. 4, lines 3-54; col. 5, line 35 – col. 6, line 51), and

sequentially providing the linear and logarithmic output signals (col. 5, lines 34-55); and

selecting between the linear output and the logarithmic output signal as an output signal (col. 6, lines 8-51).

However, Morris does not expressly disclose said log select switch comprising a log select transistor including a pair of conducting terminals connected between the output and the at least one input of said amplifier.

In a similar field of endeavor, Takahashi discloses (in fig. 2) an amplifier (2) including an output and at least one input and a log select switch (3) comprising a log select transistor including a pair of conducting terminals connected between the output and the at least one input of said amplifier (col. 2, lines 61-67; col. 3, lines 29-38). In light of the teaching of Takahashi, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the log select switch of Morris with the log select switch as recited in claim 14 in order to



provide the option of having a photodiode formed on the same substrate or externally connected (Takahashi col. 3, lines 29-62).

6. **Claims 17 and 27** are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris et al. (U.S. Pat. 6,697,112) in view of in view of Takahashi (U.S. Pat. 6,642,500) as applied to claims 14 and 21 above, and further in view of Luo et al. (U.S. Pat. 7,071,982).

For **claim 17**, Morris, as modified by Takahashi, discloses the image sensor according to claim 16, wherein said amplifier is connected to the conducting terminal of said reset transistor. However, Morris does not expressly disclose wherein said amplifier comprises a differential amplifier so that the at least one input includes an inverting input connected to the conducting terminal of said reset transistor, and a non-inverting input connected to a reference voltage.

In a similar field of endeavor, Luo discloses the image sensor (fig. 2), wherein said amplifier comprises a differential amplifier (36) having an inverting input connected to the conducting terminal of said reset transistor ( $V_{PH}$ ), and a non-inverting input connected to a reference voltage ( $V_{REF}$ ). Please read Luo, col. 5, lines 25-46. In light of the teaching of Luo, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the amplifier of Morris with a differential amplifier as claimed in claim 17 in order to improve the image capture efficiency thereby providing an image with increased wide dynamic range as well as improving power consumption (Luo, col. 1, line 63 – col. 2, line 39).

**Claim 27** is a claim corresponding to claim 17. Therefore, claim 27 is analyzed and rejected as previously discussed with respect to claim 17.

7. **Claims 18-19, 28-29, and 34-35** are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris et al. (U.S. Pat. 6,697,112) in view of in view of Takahashi (U.S. Pat. 6,642,500) as applied to claims 14, 21, and 31 above, and further in view of Kusaka et al. (US 2005/0052557).

For **claim 18**, Morris, as modified by Takahashi, discloses the image sensor according to claim 14. However, Morris does not expressly teach further comprising a calibration circuit for calibrating each pixel before deriving the logarithmic output signal.

In a similar field of endeavor, Kusaka discloses an image sensor (fig. 1, ref. 1) comprising a calibration circuit (fig. 1, refs. 4-6) for calibrating each pixel before deriving the logarithmic output signal (p. 3-4, paragraphs 54-71). Also, please see Kusaka, figs. 2-3. In light of the teaching of Kusaka, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the image sensor of Morris with a calibration circuit as claimed in claim 18 in order to automatically achieve an improved wide brightness range as well as an improved a narrow brightness range (Kusaka, p. 1, paragraphs 7-12).

For **claim 19**, Morris, as modified by Takahashi and Kusaka, discloses the image sensor according to claim 18, wherein said calibrating circuit comprises a constant current source selectively connected to each respective pixel (Kusaka p. 3, paragraph 60; fig. 3).

**Claims 28-29** are claims corresponding to the claims 18-19, respectively. Therefore, claims 28-29 are analyzed and rejected as previously discussed with respect to claims 18-19, respectively.

**Claims 34-35** are claims corresponding to the claims 18-19, respectively. Therefore, claims 34-35 are analyzed and rejected as previously discussed with respect to claims 18-19, respectively.

8. **Claims 20, 30, and 36** are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris et al. (U.S. Pat. 6,697,112) in view of Takahashi (U.S. Pat. 6,642,500) and Kusaka et al. (US 2005/0052557) as applied to claims 19, 29, and 35 above, and further in view of He et al. (US Pat. 6,355,965).

For **claim 20**, Morris, as modified by Takahashi and Kusaka (fig. 3) discloses the image sensor according to claim 19, wherein an output node (Kusaka fig. 3, the node between T1 and T2) is associated with each photodiode, and wherein the linear and logarithmic output signals are derived from the output node (Kusaka, p. 3-4, paragraphs 63-64). However, Morris, as modified by Kusaka, do not expressly disclose said calibration circuit further comprising a switch connected between said photodiode and the output node for isolating said photodiode from the output node while calibration takes place.

In a similar field of endeavor, He discloses a calibration circuit comprising a switch (fig. 4, S2) connected between said photodiode and the output node for isolating said photodiode from the output node while calibration takes place (col. 4, lines4-23). In light of the teaching of He, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the image sensor of Morris, as modified by Kusaka, with a switch as claimed in claim 20 in order to change to calibration mode (He, col. 4, lines4-23).

Both of **claims 30 and 36** are claims corresponding to the claim 20. Therefore, claims 30 and 36 are each analyzed and rejected as previously discussed with respect to claim 20.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Carramah J. Quiett whose telephone number is (571)272-7316. The examiner can normally be reached on 8:00-5:00 M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Ometz can be reached on (571) 272-7593. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/David L. Ometz/  
Supervisory Patent Examiner, Art Unit  
2622

/C. J. Q./  
Examiner, Art Unit 2622  
April 11, 2009